

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

- **Package Options Include Plastic** Small-Outline (D, NS, PS), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs
- Also Available as Dual 2-Input Positive-NAND Gate in Small-Outline (PS) **Package**


SN5400 . . . J PACKAGE SN54LS00, SN54S00 . . . J OR W PACKAGE **SN7400, SN74S00...D, N, OR NS PACKAGE** SN74LS00 . . . D, DB, N, OR NS PACKAGE (TOP VIEW)

1A [1B [1Y [2A [2B [2Y [1 2 3 4 5 6	U	14 13 12 11 10 9	_	V _{CC} 4B 4A 4Y 3B 3A 3Y
GND [7		8		3Y






SN5400 ... W PACKAGE (TOP VIEW)



SN54LS00, SN54S00 . . . FK PACKAGE (TOP VIEW)



description/ordering information

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description/ordering information (continued)

ORDERING INFORMATION


TA	PACE	(AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN7400N	SN7400N
	PDIP – N	Tube	PART NUMBER SN7400N SN SN74LS00N SN SN74S00N SN SN74S00D 740 SN74LS00D SN74LS00D SN74S00D SN74S00D SN74S00DR SN74S00DR SN74S00DR SN74S00DR SN74S00DR SN74S00DR SN74S00NSR SN74LS00NSR SN74LS00NSR SN74LS00PSR SN74LS00PSR SN74LS00PSR SN74LS00DBR SN74LS00DBR SN74LS00DBR SN74LS00DBR SN74LS00DBR SNJ54LS00J	SN74LS00N
				SN74S00N
		Tube		7400
		Tape and reel	SN7400DR	7400
	0010 5	Tube	SN74LS00D	1.000
	SOIC - D	Tape and reel	SN7400N SN74S00N SN74S00N SN74S00N SN74S00D SN74S00D SN74LS00DR SN74LS00DR SN74S00D SN74S00DR SN74S00DR SN74S00NSR SN74S00NSR SN74LS00NSR SN74LS00PSR SN74LS00PSR SN74LS00PSR SN74LS00DBR SN74S00DBR SN74LS00DBR SN74LS00DBR SNJ54UOJ SNJ54UOJ SNJ54UOU SNJ54UOU SNJ54UOU SNJ54UOU	LS00
0°C to 70°C		Tube		000
		Tape and reel	SN74S00DR	500
			SN7400NSR	SN7400
	SOP - NS	Tape and reel	SN74LS00NSR	74LS00
			SN74S00NSR	74S00
	000 00		SN74LS00PSR	LS00
	SOP – PS	Tape and reel	SN74S00PSR	S00
	SSOP – DB	Tape and reel	SN74LS00DBR	LS00
			SNJ5400J	SNJ5400J
	CDIP – J	Tube	SNJ54LS00J	SNJ54LS00J
			SNJ54S00J	SNJ54S00J
5500 to 40500			SNJ5400W	SNJ5400W
–55°C to 125°C	CFP – W	Tube	SN74LS00N SN74S00N SN74S00N SN74ODD el SN74UDDR SN74LS00D el SN74LS00DR SN74S00D el SN74S00DR SN74S00DR SN74S00NSR SN74S00NSR SN74LS00NSR SN74S00PSR el SN74LS00PSR el SN74LS00DBR SNJ54S00J SNJ54S00J SNJ54S00U SNJ54S00W SNJ54S00W SNJ54S00W SNJ54S00W	SNJ54LS00W
			SNJ54S00W	SNJ54S00W
	LCCC – FK	Tube	SNJ54LS00FK	SNJ54LS00FK
	LCCC - FK	rube	SN74LS00N SN74S00N SN74ODD SN74ODDR SN74LS00D SN74LS00D SN74LS00DR SN74S00DR SN74S00DR SN74S00DR SN74S00NSR SN74S00NSR SN74LS00NSR SN74LS00PSR SN74LS00PSR SN74LS00DBR SNJ5400J SNJ54LS00J SNJ54LS00J SNJ54S00J SNJ54S00V SNJ54LS00W SNJ54LS00W	SNJ54S00FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each gate)


INP	JTS	OUTPUT
Α	В	Υ
Н	Н	L
L	X	Н
Х	L	Н


logic diagram, each gate (positive logic)






schematic







Resistor values shown are nominal.

SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		
'LS00		7 V
Package thermal impedance, θ_{JA} (see Note 2):	D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	NS package	
	PS package	95°C/W
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN5400		SN7400			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			0.8	V
IOH	High-level output current			-0.4			-0.4	mA
lOL	Low-level output current			16			16	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS‡			SN5400				LINIT		
PARAMETER				MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -12 mA				-1.5			-1.5	V
Voн	V _{CC} = MIN,	$V_{IL} = 0.8 V$,	$I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		V
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	$I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
lį	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
lіН	V _{CC} = MAX,	V _I = 2.4 V				40			40	μΑ
Ι _{ΙL}	$V_{CC} = MAX$,	$V_{I} = 0.4 \ V$				-1.6			-1.6	mA
I_{OS}^{\P}	V _{CC} = MAX			-20		-55	-18		-55	mA
ІССН	V _{CC} = MAX,	$V_I = 0 V$			4	8		4	8	mA
^I CCL	$V_{CC} = MAX$,	V _I = 4.5 V			12	22		12	22	mA

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} The package termal impedance is calculated in accordance with JESD 51-7.

[§] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[¶] Not more than one output should be shorted at a time.

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	PARAMETER FROM TO TEST CONDITIONS		ONDITIONS	SN5400 SN7400			UNIT	
	(INPOT)	(001701)			MIN	TYP	MAX	
^t PLH	A or B	V	R _L = 400 Ω,	C _I = 15 pF		11	22	ns
tPHL	7010	'	11/2 = 400 52,	OL = 13 pi		7	15	113

recommended operating conditions (see Note 4)

		S	N54LS0)	SN74LS00			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-0.4			-0.4	mA
lOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			4	S	N54LS0	0	S			
PARAMETER		TEST CONDITIO	INST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN,$	$I_{ } = -18 \text{ mA}$				-1.5			-1.5	V
Voн	V _{CC} = MIN,	$V_{IL} = MAX$,	$I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		V
\/-·	V/ NAINI	V 0.V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = MIN,$	V _{IH} = 2 V	$I_{OL} = 8mA$					0.35	0.5	V
lį	$V_{CC} = MAX$,	V _I = 7 V				0.1			0.1	mA
lιΗ	$V_{CC} = MAX$,	$V_I = 2.7V$				20			20	μΑ
IլL	$V_{CC} = MAX$,	$V_I = 0.4 V$				-0.4			-0.4	mA
l _{OS} §	$V_{CC} = MAX$			-20		-100	-20		-100	mA
ІССН	$V_{CC} = MAX$,	$V_I = 0 V$	-		0.8	1.6		0.8	1.6	mA
^I CCL	$V_{CC} = MAX$,	$V_{I} = 4.5 V$			2.4	4.4		2.4	4.4	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	PARAMETER FROM TO TEST CONDITIONS (INPUT)		ONDITIONS	SI SI	UNIT			
	(INFOT)	(001701)			MIN	TYP	MAX	
t _{PLH}	A or B	v	$R_L = 2 k\Omega$,	C _I = 15 pF		9	15	ns
^t PHL	AUD	1	IN 2 KS2,	OL = 10 pi		10	15	113



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

recommended operating conditions (see Note 5)

		SN54S00 SN74S00)			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			0.8	V
loH	High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54S00			N74S00		
PARAMETER		TEST CONDITIO	ONST	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	$I_{I} = -18 \text{ mA}$				-1.2			-1.2	V
Voн	V _{CC} = MIN,	$V_{IL} = 0.8 V$,	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	$I_{OL} = 20 \text{ mA}$			0.5			0.5	V
lį	$V_{CC} = MAX$,	V _I = 5.5 V				1			1	mA
l _{IH}	$V_{CC} = MAX$,	V _I = 2.7 V				50			50	μΑ
I _{IL}	V _{CC} = MAX,	$V_{I} = 0.5V$				-2			-2	mA
IOS§	V _{CC} = MAX			-40		-100	-40		-100	mA
ІССН	$V_{CC} = MAX$,	$V_I = 0 V$			10	16		10	16	mA
ICCL	V _{CC} = MAX,	V _I = 4.5 V	_		20	36		20	36	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		SN54S00 SN74S00			UNIT	
					MIN	TYP	MAX		
^t PLH	A or B	Y	$R_L = 280 \Omega$,	C _L = 15 pF		3	4.5	ns	
^t PHL						3	5		
^t PLH	A or B	Y	R _L = 280 Ω,	C _L = 50 pF		4.5		ns	
^t PHL						5		115	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION **SERIES 54/74 DEVICES**



NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\Omega} \approx 50 \Omega$; t_r and $t_f \leq 7$ ns for Series 54/74 devices and t_r and $t_f \le 2.5$ ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

